

MC9S12C128

THE TIMER MODULE (TIM)


Timer Module

- input capture function
- output compare function
- pulse accumulator (event counter or gated time accumulator)

input capture function – detect a transition edge (conf.) and record the time.


output compare function – start an action when the 16 bit counter reaches a certain value

pulse accumulator - measure external events marked as signal pulses on a corresponding pin



Signals shown in **Bold** are not available on the 52 or 48 Pin Package
 Signals shown in **Bold Italic** are available in the 52, but not the 48 Pin Package

Based on fig. Figure 1-1. MC9S12C-Family / MC9S12GC-Family Block Diagram



Bus clock
8MHz

Timer overflow
interrupt

Timer channel 0
interrupt

Timer channel 7
interrupt

PA overflow
interrupt

PA input
interrupt







Figure 15-1. TIM16B8CV1 Block Diagram






Input Capture
Output Compare


Pulse
accumulator

output compare function – example 1




- Channel x in Output Compare Mode
 - **IOSx="1"**, **TIOS** reg
- Action in case of channel x successful output compare is *toggle*
 - **OMx:OLx="01"**, **TCTL1 || TCTL2**

output compare function – example 2



- Channel x in Output Compare Mode
 - **IOS7**=“1”, **TIOS** reg
- Action in case of channel x successful output compare is *toggle*
 - **OM7:OL7**=“01”, **TCTL1** || **TCTL2**
- Reset the timer – TCNT at compare match with TC7
 - **TCRE** = ‘1’ (Timer Counter Reset Enable), **TSCR2**

□ Timer Count Register (TCNT).



- 16-bit main timer (func. as up counter)

□ Timer System Control Register 1 (TSCR1).



TEN - Timer Enable

0 Disables the main timer, including the counter. Can be used for reducing power consumption.

1 Allows the timer to function normally.

☐ Timer System Control Register 2 (TSCR2)

TSCR2
8b




- **TOI** – Timer Overflow Interrupt Enable.

“1” - generates an interrupt request when the TOF flag is set

- **TCRE** - Timer Counter Reset Enable.

“1” - reset of the timer counter after a successful output compare 7 event



- **PR2,PR1,PRO**- Timer Prescaler Select.

used for setting the prescaler value to derive the timer clock frequency from the bus clock (E-Clock)

| PR2 | PR1 | PRO | Timer Clock |
|-----|-----|-----|-----------------|
| 0 | 0 | 0 | Bus Clock / 1 |
| 0 | 0 | 1 | Bus Clock / 2 |
| 0 | 1 | 0 | Bus Clock / 4 |
| 0 | 1 | 1 | Bus Clock / 8 |
| 1 | 0 | 0 | Bus Clock / 16 |
| 1 | 0 | 1 | Bus Clock / 32 |
| 1 | 1 | 0 | Bus Clock / 64 |
| 1 | 1 | 1 | Bus Clock / 128 |

☐ Main Timer Interrupt Flag 2 (TFLG2)

TFLG2



- **TOF** - Timer Overflow Flag

is **SET** when the 16-bit counter overflows.

Common Registers for input capture and output compare

❑ Timer Input Capture/Output Compare Select (TIOS)



- **IOSx**- Input Capture or Output Compare Channel Configuration

0 – channel x in INPUT CAPTURE; 1 – channel x in OUTPUT COMPARE

❑ Timer Interrupt Enable Register (TIE)



- **CxI** - Input Capture/Output Compare “x” Interrupt Enable

“1” enables the interrupt for the corresponding channel

❑ Main Timer Interrupt Flag 1 (TFLG1)




- **CxF** - Input Capture/Output Compare Channel “x” Flag

- SET when an input capture or output compare event occurs
- To CLEAR a flag CxF, write “1” to the CxF

❑ Timer Input Capture/Output Compare Registers 0-7 (TCx)



- channel config. as **INPUT CAPTURE** - timer counter(**TCNT**) value latched when the event appears
- channel config. as **OUTPUT COMPARE** - condition value for output compare



Registers related to the input capture function

❑ Timer Control Register 3 (TCTL3)



❑ Timer Control Register 4 (TCTL4)



- **EDGnB EDGnA - Input Capture Edge Control**

When channel n is set in INPUT CAPTURE mode, it configures the edge detection

| EDGnB | EDGnA | Configuration |
|-------|-------|--|
| 0 | 0 | Capture disabled |
| 0 | 1 | Capture on rising edges only |
| 1 | 0 | Capture on falling edges only |
| 1 | 1 | Capture on any edge (rising or falling) |

Registers related to the output compare function

□ Timer Control Register 1 (TCTL1), Timer Control Register 2 (TCTL2)



- **OM_x OL_x** - encodes the output action in case of successful compare on channel x

| OM _x | OL _x | Configuration |
|-----------------|-----------------|--|
| 0 | 0 | Timer disconnected from output pin logic |
| 0 | 1 | Toggle OC _x (PT _x) output line |
| 1 | 0 | Clear OC _x (PT _x) output line to zero |
| 1 | 1 | Set OC _x output line to one |

□ Timer Compare Force Register (CFORC)



- **FOCx** - Force Output Compare Action for Channel x
 - FOCx set to 1 FORCES the output action (TCTL1 or TCTL2) on channel x to occur **immediately**
 - a FORCED action **does not set the flag (CxF-TFLG1) , does not trigger an interrupt**

Registers related to the output compare function

❑ Timer Toggle On Overflow Register 1 (TTOV)



- **TOVx**- Toggle On Overflow

When **TOVx** is SET **Toggles** OCx (PTx) output line at **TCNT** overflow

❑ Output Compare 7 Mask Register (OC7M)



❑ Output Compare 7 Data Register (OC7D)



- Output compare function on channel 7 -- can control all 8 channels if config. in output compare mode
- **OC7Mx** selects the channels that are controlled by channel 7 output compare function
- **OC7Dx** configures the output value for each channel (when ch.7 controls that channel)

