

MC9S12C128

THE TIMER MODULE (TIM)


Timer Module

- input capture function
- output compare function
- pulse accumulator (event counter or gated time accumulator)

input capture function – detect a transition edge (conf.) and record the time.


output compare function – start an action when the 16 bit counter reaches a certain value

pulse accumulator - measure external events marked as signal pulses on a corresponding pin



Signals shown in **Bold** are not available on the 52 or 48 Pin Package
 Signals shown in **Bold Italic** are available in the 52, but not the 48 Pin Package

Based on fig. Figure 1-1. MC9S12C-Family / MC9S12GC-Family Block Diagram



Signals shown in Bold are not available on the 52 or 48 Pin Package
 Signals shown in Bold/Italic are available in the 52, but not the 48 Pin Package

Timer Module (TIM)


Port T

PW3/KWP3/PP3	1
PW2/KWP2/PP2	2
PW1/KWP1/PP1	3
DW0/KWP0/DD0	4
PW0/IOC0/PT0	5
PW1/IOC1/PT1	6
PW2/IOC2/PT2	7
PW3/IOC3/PT3	8
V _{DD1}	9
V _{SS1}	10
PW4/IOC4/PT4	11
IOC5/PT5	12
IOC6/PT6	13
IOC7/PT7	14
MODC/TAGH1/BKGD	15
ADDR0/DATA0/PB0	16
ADDR1/DATA1/PB1	17
ADDR2/DATA2/PB2	18
ADDR3/DATA3/PB3	19
ADDR4/DATA4/PB4	20

Port B

ADDR5/DATA5/PB5	21
ADDR6/DATA6/PB6	22
ADDR7/DATA7/PB7	23
XCLKS/NOACC/PE7	24
MODB/PIPE1/PE6	25
MODA/PIPE0/PE5	26
ECLK/PE4	27
V _{SSR}	28
V _{DDR}	29
RESET	30
V _{DDPLL}	31
XFC	32
V _{SSPLL}	33
EXTAL	34
XTAL	35
V _{PP/TST}	36
LSTRB/TAGLO/PE3	37
R/W/PE2	38
IRQ/PE1	39
XIRQ/PE0	40

Port E



Port P

PP4/KWP4/PW4	78
PP5/KWP5/PW5	79
PP7/KWP7	77

Port M

PM0/RXCAN	75
PM1/TXCAN	74
PM2/MISO	73

Port J


PM0/SS	72
PM4/MOSI	71
PM5/SCK	70
PJ6/KWJ6	69
PJ7/KWJ7	68
PP6/KWP6/ROMCTL	67
PS3	66
PS2	65
PS1/TXD	64
PS0/RXD	63

Port AD

V _{RH}	60
V _{DDA}	59
PAD07/AN07	58
PAD06/AN06	57
PAD05/AN05	56
PAD04/AN04	55
PAD03/AN03	54
PAD02/AN02	53
PAD01/AN01	52
PAD00/AN00	51

Port A


V _{SS2}	50
V _{DD2}	49
PA7/ADDR15/DATA15	48
PA6/ADDR14/DATA14	47
PA5/ADDR13/DATA13	46
PA4/ADDR12/DATA12	45
PA3/ADDR11/DATA11	44
PA2/ADDR10/DATA10	43
PA1/ADDR9/DATA9	42
PA0/ADDR8/DATA8	41



Input Capture
Output Compare


Pulse
accumulator

output compare function – example 1



- Channel x in Output Compare Mode
 - **IOSx**="1", **TIOS** reg
- Action in case of channel x successful output compare is *toggle*
 - **OMx:OLx**="01", **TCTL1** || **TCTL2**

output compare function – example 2



- Channel x in Output Compare Mode
 - **IOS7**="1", **TIOS** reg
- Action in case of channel x successful output compare is *toggle*
 - **OM7:OL7**="01", **TCTL1** || **TCTL2**
- Reset the timer – TCNT at compare match with TC7
 - **TCRE** = '1' (Timer Counter Reset Enable), **TSCR2**

❑ **Timer Count Register (TCNT).**

TCNT 16b

TCNTH
8b



TCNTL
8b



- 16-bit main timer (func. as up counter)

❑ **Timer System Control Register 1 (TSCR1).**

TSCR1
8b




TEN - Timer Enable

- 0 Disables the main timer, including the counter. Can be used for reducing power consumption.
- 1 Allows the timer to function normally.

☐ Timer System Control Register 2 (TSCR2)



- **TOI – Timer Overflow Interrupt Enable.**
“1” - generates an interrupt request when the TOF flag is set
- **TCRE - Timer Counter Reset Enable.**
“1” - reset of the timer counter after a successful output compare 7 event



- **PR2,PR1,PRO- Timer Prescaler Select.**

used for setting the prescaler value to derive the timer clock frequency from the bus clock (E-Clock)

PR2	PR1	PR0	Timer Clock
0	0	0	Bus Clock / 1
0	0	1	Bus Clock / 2
0	1	0	Bus Clock / 4
0	1	1	Bus Clock / 8
1	0	0	Bus Clock / 16
1	0	1	Bus Clock / 32
1	1	0	Bus Clock / 64
1	1	1	Bus Clock / 128

☐ Main Timer Interrupt Flag 2 (TFLG2)



- **TOF - Timer Overflow Flag**
is SET when the 16-bit counter overflows.

Common Registers for input capture and output compare

❑ Timer Input Capture/Output Compare Select (TIOS)



- **IOSx**- Input Capture or Output Compare Channel Configuration

0 – channel x in INPUT CAPTURE; 1 – channel x in OUTPUT COMPARE

❑ Timer Interrupt Enable Register (TIE)



- **CxI** - Input Capture/Output Compare “x” Interrupt Enable

“1” enables the interrupt for the corresponding channel

❑ Main Timer Interrupt Flag 1 (TFLG1)




- **CxF** - Input Capture/Output Compare Channel “x” Flag

- SET when an input capture or output compare event occurs
- To CLEAR a flag CxF, write “1” to the CxF

❑ Timer Input Capture/Output Compare Registers 0-7 (TCx)



- channel config. as **INPUT CAPTURE** - timer counter(**TCNT**) value latched when the event appears
- channel config. as **OUTPUT COMPARE** - condition value for output compare



Registers related to the input capture function

☐ Timer Control Register 3 (TCTL3)



☐ Timer Control Register 4 (TCTL4)



- **EDGnB EDGnA - Input Capture Edge Control**

When channel n is set in INPUT CAPTURE mode, it configures the edge detection

EDGnB	EDGnA	Configuration
0	0	Capture disabled
0	1	Capture on rising edges only
1	0	Capture on falling edges only
1	1	Capture on any edge (rising or falling)

Registers related to the output compare function

❑ Timer Control Register 1 (TCTL1), Timer Control Register 2 (TCTL2)

	OM7	OL7	OM6	OL6	OM5	OL5	OM4	OL4	OMx	OLx	Configuration
TCTL1									0	0	Timer disconnected from output pin logic
TCTL2	OM3	OL3	OM2	OL2	OM1	OL1	OM0	OL0	0	1	Toggle OCx (<i>PTx</i>) output line
									1	0	Clear OCx (<i>PTx</i>) output line to zero
									1	1	Set OCx output line to one

- **OMx OLx** - encodes the output action in case of successful compare on channel x

❑ Timer Compare Force Register (CFORC)

CFORC	FOC7	FOC6	FOC5	FOC4	FOC3	FOC2	FOC1	FOC0
-------	------	------	------	------	------	------	------	------

- **FOCx** - Force Output Compare Action for Channel x
 - FOCx set to 1 FORCES the output action (TCTL1 or TCTL2) on channel x to occur **immediately**
 - a FORCED action **does not** set the flag (**CxF-TFLG1**), **does not** trigger an interrupt

Registers related to the output compare function

❑ Timer Toggle On Overflow Register 1 (TTOV)




- **TOVx**- Toggle On Overflow

When **TOVx** is SET **Toogles** OCx (PTx) output line at **TCNT** overflow

❑ Output Compare 7 Mask Register (OC7M)



❑ Output Compare 7 Data Register (OC7D)



- Output compare function on channel 7 -- can control all 8 channels if config. in output compare mode
- **OC7Mx** selects the channels that are controlled by channel 7 output compare function
- **OC7Dx** configures the output value for each channel (when ch.7 controls that channel)